Jump to content

Εύρεση συχνότητας μνήμης


Recommended Posts

Thnx!!!!

Το χρησιμοποίησα και βρήκα την συχνότητα, αλλά τώρα έχω μια άλλη ερώτηση:

Το motherboard που έχω (asus p4s8x) υποστηρίζει μνήμη ddr έως pc2700 (333mhz). Αν τοποθετήσω μνήμη ddr cl3 στα 400mhz, υπάρχει περίπτωση το motherboard να τις αναγνωρίζει ως 333mhz ή δεν θα τις αναγνωρίζει καθόλου?

Link to comment
Share on other sites

Τις περισσότερες φορές θα δουλέψει κανονικότατα κι επίσης θα μπορέσεις να τις δουλέψεις με CL2 ή 2.5 άρα θα είναι και αρκετά γρήγορες σε αντιστοιχία με άλλες 333

Link to comment
Share on other sites

Αρχική απάντηση από Wizard! [Σήμερα, στις 14:21]

Τις περισσότερες φορές θα δουλέψει κανονικότατα κι επίσης θα μπορέσεις να τις δουλέψεις με CL2 ή 2.5 άρα θα είναι και αρκετά γρήγορες σε αντιστοιχία με άλλες 333

Μήπως θα μπορούσες να μου πεις ή να μου δώσεις ένα Link για το τι ακριβώς είναι το χαρακτηριστικό "CL" ?

Link to comment
Share on other sites

Στο cpu-z εκεί που βλέπεις τη συχνότητα σου δείχνει και το CL που σημαίνει Cas Latency.

Τι ακριβώς είναι όλα αυτά μπορείς να δεις παρακάτω (είναι παλιότερος οδηγός αλλά οι διαφορές είναι μικρές)

Automatic Configuration (On/ Off) (DRAM Auto, By SPD, Timing Selectable, Timing Configuring) If you want to manually configure your memory timings, you will have to deactivate the automatic RAM configuration.

Bank Interleaving (Off/ 2/ 4) (Bank Interleave) DDR RAM memory chips are made of four banks. Addressing all four banks through interleaving at the same time will maximize your performance.

Burst Length (4/ 8) The burst length specifies how many data blocks are sent in one transmission cycle. Ideally, one transmission will fill one memory row on the L2 cache found in modern Pentium 4 and Athlon XP CPUs. That is equal to 64 bits, or eight data packets.

CAS Latency tCL (1.5/ 2.0/ 2.5/ 3.0) (CAS Latency Time, CAS Timing Delay) The number of clock cycles that pass from the column being addressed to the data arriving in the output register. The memory manufacturer lists the best possible setting as the CL rating.

Command Rate CMD (1/ 2) (Command per Cycle, MA 1T/2T Select) Number of clock cycles needed to address the memory module and the memory chip with the desired data zone. If your memory banks are full to capacity, you will have to raise this rate to two, resulting in a considerable drop in performance.

RAS Precharge Time tRP (2/ 3) (RAS Precharge, Precharge to active) Number of clock cycles needed to precharge the circuits so that the row address can be determined.

RAS-to-CAS Delay tRCD (2/ 3/ 4/ 5) (RAS to CAS Delay, Active to CMD) Number of clock cycles that pass between the row address being determined and the column address being sent out. Setting this value to two clock cycles can enhance performance by up to four percent.

Row Active Time tRAS (5/ 6/ 7) (Active to Precharge Delay, Precharge Wait State, Row Active Delay, Row Precharge Delay) Delay that results when two different rows in a memory chip are addressed one after another.

Memory Clock (100/ 133/ 166/ 200 MHz) (DRAM Clock) Specifies the clock speed of the memory bus. This rate is normally specified relative to the front-side bus clock. DDR technology (double-data rate) doubles the data rate given by the actual bus clock speed.

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

 Share

×
×
  • Create New...

Important Information

By using this site, you agree to our Terms of Use.